it;3itl; T:";133.'o,,r" Materiars& processins The Pennsylvania State University University Park, Pennsylvania, PA 16802 A comparison of different processes in the fabrication of crystallized amorphous silicon thin film transistors(TFTrs) is presented..These processes are : low pressure chemical vapor deposition, plasma-enhanced chemical vapor deposition, furnace annealirg, rapid thermal annealing, RF plasma and ECR plasma hydrogenation. Results ., indicate that high quality TFTrs wit$ a leakage current of 10 -"A and an on/off current ratio of 10-can be achieved in any combination of these above processes.
In this reportr w€ will make a systematic comparison of different processes in the fabrication of crystallized amorphous silicon thin film transistors (TFT's) . These processes are : film deposition (1ow pressure chemical vapor deposition LPCVD vs. plasmaenhanced chemical vapor deposition PECVD) , annealing for silicon crysta-LLtzation ( furnace annealing vs. rapid. thermal annealing or RTA) and plasma hydrogenation (nF vs. electron cyclotron resonance or ECR) . LPCVD amorphous silicon films were prepared at 560C with silane at a pressure of 89 mTorr. and a flow rate of 29 sccm, whereas PECVD f ilms were mad.e at 300C from a mixture of silane and hydrogen, 1 Torr. rat a frequency of 13.56 IvIHz. The furnace annealing was d.one in a nitrogen atmosphere at 620C for 15 hours, whereas the rapid ther mal annealing was at 700C for 4 mins. As for the plasma hydrogenation, RF hydrogenation was carried. out at 300C in a mixture of nitrogen and hydrogen, whereas ECR hydrogenation was in pure hy4;oggn, 600W, €rt a pressure of 1.4x 10 = ".Thickness of silicon films used in this study was 1r500A. A11 silicon films were characterized., using tiansmission electron microscopy (TEI{} ,electron diffraction, scanning tunneling microscopy (SfUl to study the grain size, morphology and surface smoothness of the films. In ord.er to evaluate the quality of crystallized amorphous silicon films prepared with d.if ferent processes, thin film transistors were fabricated. The experiment can be explained as follows : First, one micron of silicon oxid.e was grown f or insulation on three-inch silicon wafers. Next, amorphous silicon film (1,500A) was deposited. The wafers were annealed to form crystallized films which were then patterned into islands, using microlithography means. A 1r000A gate oxide was thermally grown at 1,050C in an oxygen atmosphere. After the oxide formation, thickness of the polysilicon channel layer is expected to be 6r7 Fig (c) LPCVD, furnace annealing about 1,000A. Gate LPCVD polysilicon was then deposited at 620C and patterneie Phgsphorus with a dose of 10--/cm-was implanted to dope the source, drain and gate. The dopant was activated during a 30 minute nitrogen annealing at 1,050C. Contact holes were etched through the oxide over the source and drain. Aluminum-silicon alloy was deposited and then annealed at 400C in a mixture of nitrogen and hydrogen for 30 minutes to form a better drain, source and gate contact. Finally, TFT's were hydrogenated. by means of either RF plasma or ECR plasma. As shown in Fig. 3(a) for the drain-source current (Ids) vs. gate voltage (Vg) transfer characteristics, before hydrogenation, PECVD films annealed in the furnace gave a better device performance , next was LPCVD films annealed in the furnace, ther came PECVD films with RTA. This trend is true for all the d.evices in diffrent wafers. After RF plasma hydrogenalion at a power density of 0.5 W7 cm-for 2 hours, LPCVD films gave better device performance than PECVD films. TFT I s treated in ECR plasma show similar trend and performance, as shown in Fig. 3(b) . After being hydrogenated with either RF or ECR plai-rnErr.r frFT I s w1+h a leakage current of 10o-" to +0 "and an on/ off current of 10" to 10'were obtained. These results have by no means been optimized yet. From the results shown in Fig. 3 , it was found that different hydrogena tion conditions are.required for different sets of crystallized amorphous silicon films to optimize the device performance of TFTrs. Ids-Vg transfer characteristics of crystallized amorphous silicon TFT I s treated at diffe-,rent optimized conditions for plasma hydrogenation are shown in Fig.4 . All the TFT's show a high quality performalfq with a leakage current oi 10q-"A and an on/off current ratio of 10-.
In conclusion, high quality TFTrs can be obtained by any combinition of the above processes. However, from the fabrication point of view, it is suggested that a combination of PECVD , RTA and ECR is the process of choice due to the following reasons : (i) large area, high deposition rate, possible integration to PECVD amorpitous silicon-based photodiodes for sensor applications (PECVD) , (ii) time saving , less contamination (nfa; and. (iii) time saving, more reproducibility and less ion bombardment (ECR) . (2) PECVD, RTA (3) LPCVD, Furnace annal. lrltll
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